Abstract-We present new experimental results on heavy ion-induced gate rupture on deep submicron CMOS transistor arrays. Through the use of dedicated test structures, composed by a large number of 130-nm MOSFETs connected in parallel, we show the response to heavy ion irradiation under high stress voltages of devices previously irradiated with X-rays. We found only a slight impact on gate rupture critical voltage at a LET of 32 MeV cm 2 mg 1 for devices previously irradiated up to 3 Mrad(SiO 2 ), and practically no change for 100 Mrad(SiO 2 ) irradiation, dose of interest for the future super large hadron collider (SLHC).
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I. INTRODUCTION

S INGLE EVENT EFFECTS (SEE) induced
by heavy ions present a continual reliability challenge to the operation of the electronic devices used in radiation harsh environments, such as space and high energy physics (HEP) experiments.
The effects produced by heavy ions hitting a sensitive part of an integrated circuit can be complicated, and depend on several factors related to the ion (LET, energy, incident angle) and to the characteristics of sensitive devices. Non-destructive phenomena have been observed such as a bit-flips in an SRAM cell, charge loss from flash memory floating gate, stuck bits, microdose effects, single event functional interrupt (SEFI) [1] . However, heavy ions can induce also destructive events such as burn-out of a power MOSFET, and gate rupture [2] - [4] . The probability of catastrophic events, such as single event gate rupture (SEGR) must be carefully assessed, especially when maintenance is unfeasible, like in spacecrafts and satellites, or quite problematic, like in HEP experiments. In the latter case, thousands to millions of electronics channels operate in tracker detectors very close to the collision point, and reliability must be ensured for many years under extremely high levels of radiation [5] . Manuscript The use of modern CMOS devices even below the 130-nm technological node in radiation-harsh environments rises concerns about the long-term reliability due to the continuous increase of the operative electric fields [6] . Concerning total ionizing dose (TID) effects, even if the lateral isolation (STI) still represent the Achilles' heel of modern CMOS devices [7] , the very thin gate oxides used nowadays are much less sensitive. Considering SEGR, the sensitivity of modern scaled devices is reduced as well (in spite of the higher electric field) as compared to thicker and older oxides [8] even when new high-dielectrics are used [9] .
Besides the large amount of TID accumulated in the front-end electronics of future HEP experiments, such as the super large hadron collider (SLHC) (up to 100 Mrad in ten years [5] ), SEE are expected due to the large number of fast hadrons produced by particle collisions at the center of the experiments. Secondary ions generated by nuclear reactions of fast hadrons with chip and transistors materials [10] , may pose a serious threat to the gate oxide of the front-end electronics.
Past works demonstrated that irradiation with -rays below 1 Mrad SiO do not impact SEGR occurrence in MOS capacitors [11] and power MOSFETs [12] . Similarly, precursor damage generated by heavy ions was found to have minor influence on SEGR [13] , but was shown to contribute to the lifetime reduction of the devices [14] , [15] .
In contrast, proton irradiation was found to reduce the SEGR critical voltage of power MOSFETs subsequently subjected to heavy ion irradiation [16] . However, tests have never been performed with the high TID levels expected in the SLHC in deep submicron devices, as carried out in this paper.
In this work we present a study of the influence of precursor damage, produced by 10-KeV X rays up to very high total dose levels, on single event gate rupture in 130-nm CMOS transistors, through the use of dedicated test structures. In particular, we evaluate how the combination of heavy ion irradiation, TID, and high bias impact the integrity of the gate oxide. We will show that the critical voltage to breakdown lies far above the nominal operative bias, and assess if previous X-ray exposure to different levels of TID can change the SEGR critical voltage due to the different distribution and concentration of the generated defects.
II. EXPERIMENT AND DEVICES
We performed our experiments with a dedicated test chip defined and designed to asses SEGR on realistic CMOS transistors. Three transistor arrays have been integrated in the chip, each made up of MOSFETs with gate oxide thickness of 2.2 nm, whose source, drain, and bulk were short-circuited, while all the gates were connected in parallel by metal interconnects. Each 0018-9499/$26.00 © 2010 IEEE array is designed to have one bonding pad for source, drain, and gate. Close to the gate bonding pad, a double diode protects the structure from plasma damage and electrostatic discharge events.
The three arrays were designed as follows. 1) NMOS-A: NMOSFET array composed of large elements (limits are imposed by design rules in the used technology). The individual element size has been chosen to be m . 354 such elements are connected in parallel, for a total gate area of 79650 m . Each individual gate is connected to a protection diode (n+ in p-substrate) to prevent plasma damage during manufacturing. 2) NMOS-B: This capacitor has the same total gate area of NMOS-A, but has been designed with a larger number of elements (318600), each with a much smaller gate area of m . These basic elements are grouped in building blocks of 900, so that the gate area of each is the same as the individual element in NMOS-A (225 m ). Each such block has ten protection diodes (n+ in p-substrate).
3) PMOS-A: This capacitor is geometrically identical to
NMOS-A, but in this case the basic transistor is a p-MOS instead of an n-MOS. All protection diodes are the same. The LHC and SLHC inner tracker radiation environment is mainly characterized by the presence of protons. According to [17] , charge yield of 10-keV X rays more closely matches that of protons than Co gamma rays. Moreover, the need to accumulate very high doses in a reasonable amount of time led us to choose the CERN 10-keV X-ray facility. We irradiated the samples with a fixed dose rate of 25 krad SiO min, keeping the devices in the worst-case bias condition during irradiation (all terminals grounded except the gate of the nMOS transistors, kept at ). We measured the before and after the exposure. While some samples were exposed to 30-100 Mrad SiO , doses of interest for SLHC applications, others were irradiated to 3 Mrad SiO , a level of TID known to produce the worst-case response for lateral source-drain leakage current [18] .
Both X-ray pre-irradiated and unirradiated samples were then subjected to heavy ion irradiation at the Cyclone Heavy Ion Facility (HIF), Louvain-la-Neuve, Belgium, with 756-MeV Krypton ions LET 32. 4 MeV cm mg at a fixed flux of s cm . During heavy ions experiments the staircase voltage shown in Fig. 1 (with sampling at low gate voltage) was applied at the gate contact [14] , [19] , [20] , keeping the other terminals grounded in order to maintain the samples in inversion. The gate voltage was raised from 1.5 V with steps of 100 mV, each lasting 25 s (voltage ramp rate 4 mV s ), until gate-oxide breakdown (BD) occurred. The breakdown voltage in these tests is taken as the voltage at which suddenly increases (remaining stable) more than one order of magnitude. After the event, a conductive path through the gate dielectric of (at least) one of the transistors in the array is present. During irradiation we monitored the gate current at the stress voltage and periodically (every second) we sampled the gate current at low voltage 250 mV in order to detect soft breakdown events [21] . The sense voltage does not stress at all the gate oxide, but it is useful to Fig. 1 . Simplified representation of the staircase voltage used in our experiments (not to scale). It starts from 1.5 V and is updated by 100 mV every 25 s until breakdown occurs. Periodically (every second) we sample the current at 250 mV in order to detect soft breakdown events.
control the low leakage current otherwise masked by the high tunneling current measured at stress voltage . Moreover, before and during heavy ion experiments we stopped the irradiation with a very fast shutter in order to measure the characteristics of the arrays. All measurements were performed with a semiconductor parameter analyzer HP4156B. Fig. 2 shows the gate current as a function of the gate voltage for unirradiated and for X-ray irradiated NMOS-A and NMOS-B samples at different total ionizing doses. We show the curve mainly in inversion, because we cannot apply a large negative voltage 0.5 V to the gate, in order not to turn on the protection diode.
III. X-RAY IRRADIATION RESULTS
NMOS-A arrays, presented in Fig. 2(a) , exhibit only a slight increment in the leakage current with dose up to 100 Mrad SiO , visible at very low gate voltages (100-200 mV). As for NMOS-B [ Fig. 2(b) ] the current of the irradiated samples overlaps the one of the unirradiated ones for higher gate voltages (above 0.4 V).
In contrast NMOS-B arrays presented in Fig. 2 (b) display a large increment in the gate leakage current of about three orders of magnitude at 250 mV after 30 Mrad SiO . The leakage current measured after 100 Mrad SiO is almost one order of magnitude below the one taken after 30 Mrad SiO , and close to that after 3 Mrad SiO . Moreover at low voltage the leakage current changes sign, and the voltage at which this occurs moves toward more positive gate voltage values (about 15 mV) after irradiation. A larger shift of that voltage (current inversion) is observed in the of PMOS-A devices as a function of TID, as shown in Fig. 3 . We found about 250 mV and 500 mV after 3 and 100 Mrad SiO , respectively. Again the current exhibited by irradiated samples rejoins the one related to unirradiated ones at higher gate voltages.
We want to remark that for large enough gate voltages, no radiation induced leakage current is visible. This behavior is representative of at least three samples for each dose level and array structure. Fig. 4(a) shows the gate leakage current taken at low sense voltage ( at 250 mV) as a function of stress time for an NMOS-A device measured outside of the beam and one under heavy ions beam. Correspondingly in Fig. 4(b) the is reported for NMOS-B devices. In both plots the transistor arrays were not previously irradiated with X-rays.
IV. HEAVY IONS IRRADIATION RESULTS
A. Samples Not Irradiated With X-Rays
The breakdown event occurs earlier under heavy ion irradiation, displaying 100-mV reduction in the rupture voltage for both structures. Neither progressive breakdown (PBD) nor leakage current increase were detected, and both NMOS-A and NMOS-B exhibited a soft breakdown followed by a hard one . On the contrary, there is a slight increase ( 10%) in the gate current in the devices stressed outside of the beam that starts when the gate ramp has reached 4 V.
Unlike the nMOS devices, pMOS samples (not reported) exhibit a leakage current increase before breakdown during stress both outside and inside the heavy ion beam without any relevant effect. Moreover, heavy ions do not influence the significantly.
B. X-Ray Irradiated Samples
Fig . 5 shows the during heavy ion exposure of unirradiated samples reported with dotted lines (solid line in Fig. 4 ) and previously X-ray irradiated ones up to 100 Mrad SiO , NMOS-A [ Fig. 5(a) ] and NMOS-B [ Fig. 5(b) ] samples. As shown in Fig. 2 , and reported in Section III, the effect of total dose on the gate leakage is remarkable only in NMOS-B arrays featuring a leakage current of instead of (taken at 250 mV) exhibited by fresh devices. On the other hand X-ray irradiated NMOS-A devices [ Fig. 5(a) ] display only about more leakage current as compared to unirradiated ones. Although the TID effects are visible and not negligible (at low voltage) they do not influence the breakdown occurrence even after 100 Mrad SiO . In fact we found the same (4 V) under heavy ions with and without previous X-ray irradiation, with a difference in time between the ruptures of few seconds. Fig. 6 reports the results for NMOS-B samples previously irradiated with X-rays up to 3 Mrad SiO . As opposed to the 100 Mrad SiO X-ray irradiation shown in Fig. 5(b) , the 3 Mrad SiO exposure leads to an earlier degradation under heavy ions. The hard rupture in X-ray irradiated samples happens between 3.8 V and 3.9 V, about 100-200 mV before the rupture of the device irradiated with heavy ions but with no previous TID exposure.
The sudden current drop visible with the long dashed line around 620 s is due to melting of the gate interconnection which is not designed to carry high currents that changes the series resistance and consequently the measured current.
On the contrary, the temporary increase exhibited by the other sample (short dashed line) is a transient conduction through the gate dielectric probably due to unstable defects, often observed before breakdown [22] .
X-ray irradiated pMOS arrays do not display appreciable influence on neither at 3 Mrad SiO nor after 100 Mrad SiO .
We want to point out that the results presented in Sections IV-A and IV-B are representative of all the samples we tested. The slight differences we found (5%-7%) may grow with higher ion LET, according to our previous published data on similar 130-nm CMOS technology [19] . However, even if we are confident about our conclusions, the experimental uncertainty is comparable to the observed differences.
V. DISCUSSION
The use of test structures as close as possible to real CMOS transistors was recommended to have a realistic assessment of SEGR issues in submicron CMOS technology [19] . However, the structure we used in that work was still different from real transistors because the polysilicon fingered capacitors were shrunk only in one dimension (the "channel" length was 130 nm) while the width was about 100 m.
In this work we used transistor arrays designed with a large number of 130-nm CMOS transistors close together with source and drain shorted by design and with the gates connected in parallel. These structures allows us to perform a SEGR test on a large number of theoretically identical devices at the same time, increasing in this way the probability of an ion strike in the gate region.
We have shown in Fig. 4 the comparison between NMOS-A and NMOS-B samples (without previous X-rays) stressed outside and under the heavy ion beam. The small difference between the obtained with and without Kr ions may suggests that we are dealing with time-dependent dielectric breakdown phenomenon [23] rather than a single effect induced by a heavy ion. Indeed, the high applied voltage at the gate contact leads to injection of energetic carriers through the gate oxide due to the well known Fowler-Nordheim tunneling mechanisms. The energy released by the interaction between those carriers and the lattice generates defects [23] , which could add up to those created by the impinging ions. However, the degradation observed in these experiments is different from previous tests [19] , [20] , where a clear increase in the leakage current was observed before the hard breakdown due to potential synergism between damage induced by ions and the stress voltage.
In order to understand the influence of the rate at which the gate voltage increases during these SEGR tests we used two different rates: the slow ramp (SR) was 1 mV s (100 mV every 100 s) and the fast ramp (FR) was 4 mV s (100 mV every 25 s). The number of ions that struck the whole array area (including source and drain overlaps of each transistor in the array) during every SR-step (i.e., every 100 s) is about 1600. On average about Kr ions hit the array before the onset of the breakdown. The number of ions that strike the entire available gate area (including source and drain overlaps of each transistor in the array) during every FR-step (i.e., every 25 s) is about 400; and on average about 9600 Kr ions hit the entire array before breakdown.
Multiple hits in the single MOSFET gate area cannot be excluded, especially for NMOS-A arrays designed with m MOSFETs. Considering a track radius of 100 nm [24] , 400 and 1600 strikes per step lead to zero and about one couple of strikes closer than 100 nm, respectively.
As a consequence, overlapping hits can occur mainly when SR-stress rather than FR-stress is used.
The comparison presented in Fig. 7 shows a different behavior when we applied the SR as opposed to the FR during heavy ions exposure. While the breakdown is abrupt with the FR, in the case of the SR the low voltage leakage current as well as the stress current increase progressively before the final rupture, starting from 3.5 V (2000 s).
In Fig. 8 , we report in detail the comparison between two SR experiments performed with one device under Kr ions (Fig. 7) and another one out of the beam for reference. No increase in is detected until 2000 s (3.5 V) for both devices suggesting that the density of ions-induced and stress-induced defects is not enough to affect the integrity of the gate oxide. However, something happens around 2040 s (3.5 V) and the device under heavy ions starts to degrade progressively until the soft breakdown (SBD) and the hard breakdown (HBD) occur around 2500 s (4 V) and 2680 s (4.1 V), respectively. In the meantime, the sample stressed outside of the beam reaches about 2500 s (4 V) with no gate current increase, then it breaks down progressively accordingly to what has been found in similar ultrathin oxides [25] , until 2650 s (4.1 V) when the intrinsic HBD occurs (a similar behavior is found, to a lesser extent, in the NMOS-B samples where the degradation starts from 3.6 V).
Similarly, the devices tested outside of the beam during FR stresses show the increase (less than 10%) only after 4 V reaching the intrinsic HBD at 4.1 V (see Fig. 4 ). However, we want to emphasize that all the FR experiments under heavy ions exhibit a sudden rupture of the gate dielectric with no leakage current progression.
As a consequence, from the electrical stress point of view the comparison between the two procedures suggests that these two different ramp rates do not influence appreciably the SEGR occurrence, since the reference devices (stressed outside of the beam) starts to degrade only after 4 V regardless of the rate (compare Figs. 4 and 8) .
In contrast, the longer the stress step (slow ramp) the larger the cumulative damage produced by ions as demonstrated in Fig. 8 (higher fluence and double hits per step). These results lead us to assume that the FR-stress limits the influence of cumulative damage produced by the passage of the heavy ions helping us to better discriminate the influence of pre-existing X-ray-induced defect on SEGR incidence.
As shown in Figs. 2 and 3 we can definitely observe that X-ray irradiation has affected the arrays. In fact, the gate leakage current increases due to the presence of traps in the SiO bandgap that favor the carrier tunneling through the gate oxide, deeply investigated and known as radiation induced leakage current (RILC) [26] , [27] .
However, it is worth highlighting how the amount of leakage current exhibited by NMOS-B samples in Fig. 2(b) is larger than what has been previously published for irradiated capacitors with thicker oxides [26] . Also the rebound in the gate leakage current is in contrast with previous results, where a monotonic degradation with TID was reported. This rebound, though, reflects the behavior of the drain-source leakage current that was found especially in narrow transistors [18] . This inconsistency with previous data can be justified by the difference in the test structures: whilst in [26] large area CMOS capacitors were used (gate area cm ), this work uses arrays of real deep-submicron CMOS transistors, each surrounded by lateral oxide isolation (STI) that after X-ray irradiation, traps charge and develops interfaces states that influence the electrostatics of the transistors. For the same 130-nm technology, the threshold voltage shift induced by X-ray irradiation was found to be maximized around 1-3 Mrad SiO [18] .
The comparison between NMOS-A and NMOS-B reported in Fig. 7.2 suggests the presence of a parasitic leakage path through the NMOS-B array. However, all the X-ray irradiated devices exhibit the behavior reported in Fig. 7 .2, hence we are dealing with a systematic degradation of the B arrays. As a consequence, the current exhibited after irradiation (at low voltage) is a sum of RILC and parasitic leakage that however has not a significant impact on single event gate rupture, since at the stress voltage 1.5 V the gate current is the same regardless of the previous irradiation.
It is interesting to point out that at the very high dose of 100 Mrad SiO we do not observe remarkable effects during Kr ion experiments (see Fig. 5 ). There is no leakage current increase before breakdown and the is 4 V as for the arrays not previously irradiated with X-rays. We only found an earlier breakdown (few seconds) but we cannot attribute it to the X-ray-induced defects. Concerning the 3 Mrad SiO irradiated samples, whose results are reported in Fig. 6 , we found a more clear earlier breakdown around 3.8 V and 3.9 V. Even if the breakdown definitely occurred at lower , the 5%-7% difference exhibited at this LET, as compared to devices stressed outside of the beam, may fall within the experimental error. However, 200-300 mV lower is in agreement with the results obtained with 212-MeV Nickel ions LET 28.2 MeV cm mg in a similar 130-nm technology [19] .
Since the gate current measured at stress voltage 1.5 V is not affected by X-ray irradiation as seen in Figs. 2 and 3 we cannot ascribe the observed differences to the stress current itself. In fact, a different injection rate of charge during stress can lead to a later or earlier breakdown [28] . In this case, the reason for this earlier BD may be attributed to the different concentration of positive trapped charge and interface states present in the structures before heavy ion exposure, as pointed out in [11] , [16] . The presence or absence of a spatial distribution of charge induced by X-ray irradiation in the device can lead to a different local electric field in the oxide, in particular close to the transistors edges. In fact, at this dose rate, a high level of TID in CMOS MOSFETs is mainly characterized by the presence of interface states while positive trapped charge is the main phenomenon at low doses, even if the concentration is low for gate oxide thickness below 3 nm [7] .
The critical defect density to onset the breakdown is given by the sum of ion-induced defects and applied bias induced ones . When is reached, a conductive path through the gate oxide is formed, and the current is then able to flow inducing the thermal runaway and finally the breakdown [23] . With previous X-ray exposure, the defect generation rate is possibly modulated by the presence of positive trapped charge and interface states (generated by X rays) that locally change the net oxide electric field. As a consequence, the electric field enhancement generated by positive charge trapping may cause the breakdown voltage to slightly decrease at 3 Mrad SiO . On the contrary, after 100 Mrad SiO , the larger number of negatively charged interface states compensate the positive trapped charge at the bulk-oxide and bulk-STIs interfaces, possibly reducing the local oxide electric field and consequently the impact on .
VI. CONCLUSION
In conclusion we found only a slight impact on gate rupture critical voltage at a LET of 32 MeV cm mg for devices previously irradiated up to 3 Mrad SiO , and practically no change for 100 Mrad SiO irradiation, which simulates ten years of operation in the future super large hadron collider. We attribute this effect to possible interplay between trapped charge, and defects introduced by X rays, heavy ions, and electrical stress. The rupture voltage lies far from operative conditions even when the devices were subjected to extremely high TID. The results presented in this work, related to the role of border regions, advocate the use of test structures based on MOSFETs arrays, rather than large area capacitors usually used in similar assessments.
